Abstract: Power consumption from the clock network, which can account for 15-45% of total power in modern VLSI circuits, presents a critical design challenge. Clock gating is a fundamental technique ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results